

December 15, 2003

To: Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/672,395 09/26/03

C.H. Yu et al.

METHOD OF SELECTIVELY MAKING COPPER USING PLATING TECHNOLOGY

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on December 19, 2003.

Stephen B. Ackerman, Reg.# 37761

Signature/Date 17 19 0

TSMC-02-1308

- U.S. Patent 6,420,258 to Chen et al., "Selective Growth of Copper for Advanced Metallization," describes a recent advance in copper deposition which involves a selective growth of copper by an electrochemical method on a conformal seed layer in a trench.
- U.S. Patent 6,153,935 to Edelstein et al., "Dual Etch Stop/Diffusion Barrier for Damascene Interconnects," discloses a diffusion barrier cap selectively deposited on a metal interconnect which provides corrosion protection and improved electromigration resistance.
- U.S. Patent 6,441,492 to Cunningham, "Diffusion Barriers for Copper Interconnect Systems," discusses a barrier layer which is rhenium, rhodium, or ruthenium formed on a copper interconnect and affords high resistance to Cu diffusion.
- U.S. Patent 6,004,188 to Roy, "Method for Forming Copper Damascene Structures by Using a Daul CMP Barrier Layer," discloses an improved and new method for forming dual damascene CMP of copper lines and interconnects(studs) using a dual CMP barrier layer.
- U.S. Patent 6,417,095 to Chen, "Method for Fabricating a Dual Damascene Structure," discusses a sacrificial layer used which eliminates the need for a CMP step.

TSMC-02-1308

- U.S. Patent 6,528,426 to Olsen et al., "Integrated Circuit Interconnect and Method, " discusses a SiC CMP stop layer utilized to protect an underlying mechanically weak dielectric layer such as porous SiO2.
- U.S. Patent 6,509,267 to Woo et al., "Method of Forming Low Resistance Barrier on Low K Interconnect with Electrolessly Plated Copper Seed Layer, "discusses conformal nitride and Ta barrier layers being formed on the sidewalls of a dielectric layer to prevent Cu from being sputtered onto the dielectric layer during a via etch.
- U.S. Patent 6,482,741 to Ueno, "Copper Wiring Structure Comprising a Copper Material Buried in a Hollow of an Insulating Film and a Carbon Layer Between the Hollow and the Copper Material in Semiconductor Device and Method Fabricating the Same, " discusses a carbon electroconductive layer formed on the sidewalls and bottom of an opening in an amorphous C and F containing dielectric layer by a plasma treatment.

Sincerely,

Stephen B. Ackerman,

Reg. No. 37761

Loft

DEC 2 4 2003 SINFORMATION DISCLOSURE CITATION
IN AN APPLICATION
(Usis soveral showts if necessary)

Docket Humber (Operine)	Application Humber
TSMC-02-1308	10/672,395
Applicant C. H. Yu et	al.
FHng Date 09/26/03	Oroup Art Unit

								11 0 DATE					
	Γ					_	[U. S. PATE	NT DOCUMENTS		· ·		
RDHIMAXD .	DOCUMENT HOMBER			л	DATE	HAME		CLASS	Macma	TONO DATE Y'APPROPRIATE			
	6	4	2	ءِ د	2 5	8	7/16/02	Chen e	tal.	438	622	11/12	199
, ·	6	П	<u>s</u> :	3 4	73	5	11/28/00	Edelst	ein et al.	257	773	9/30	199
	6	0	0	£	18	8	12/21/99	Rey		451	41	9/1	0/98
	6	4	1	<u> 7 c</u>	29	5	7/9/02			438	633	6/11	101
· .	6	5	2/8	3	42	6	3/4/03	Olsen	et al.	438	689	10/15	5/99
	6	5	0	1	26	7	1/21/03	Woo	et de	438	687	6/20	101
	6	4	8	2	74	1	11/19/02	Ueno		438	687	8/2	0/99
	6	4	4	1	40	12	8/27/02	Cunni	ngham	257	762	9/2	8/00
				_	_								
	_			_				· .					
								L				<u> </u>	
FOREIGN PATENT DOCUMENTS													
1.	8	วบม	CHT	NU	MBE	P.	DATE	cou	YRTH	CUSS	SUDCIASO	Translation YES NO	
		11					V			T A			
						,			9			·	
,													
				_		1	1						l
_			+	+	+	-							
				<u>†</u>	1	_		OTHER DOC	UMENTS (Including A	Lutnor, Tibo, Da	alo, Portinora	Pagos, El	c.)
				<u> </u>	<u>+</u>			OTHER DOC	JMENTS (Induano A	Lutror, Tito, D.	alo, Portinorx	Pagos, El	c.;
				<u> </u>	<u>+</u>			OTHER DOC	JMENTS (Induans A	Lutnor, Thu, D	ala, Partinark	Pagos, El	c.;
								OTHER DOC	JMENTS (Including A	Lutnor, This, D	ala, Partinarx	Pagos, El	c.;
					<u>+</u>			OTHER DOC	JMENTS (Including A	Αυτινοτ, Τίτω, Οι	ale, Pertinera	Pagos, El	c.,
								OTHER DOC	UMENTS (Including A	Κυτνοτ, Τιώ, Ο	alo, Portinora	Pagos, El	c.,
								OTHER DOC	JMENTS (Induana A	Luthor, Title, D.	ala, Partinarx	Pago 3, E1	c.,
EXAMMEN								OTHER DOC	UMENTS (Including A	Author, This, Da	ale, Pertiners	Pago 5, E1	c.,)

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.